BEST AVAILABLE COPY

11002 U.S. PTO
10/072934
2/12/02

U.S. UTILITY Patent Application

PATENT NUMBER and ISSUE DATE

APPL NUM	FILING DATE	CLASS	SUBCLASS	GAU	EXAMINER
10072934	02/12/2002	327/1	151	2188 2816	Bragdon

**APPLICANTS: Matsuo Yoshikatsu;

**CONTINUING DATA VERIFIED: None RCD

**FOREIGN APPLICATIONS VERIFIED: RCD

JAPAN 2001-35559 02/13/2001

PG-PUB DO NOT PUBLISH ☐ RESCIND ☐

Foreign priority claimed ☒ yes ☐ no

35 USC 119 conditions met ☒ yes ☐ no

Verified and Acknowledged Examiner's Initials RCD

ATTORNEY DOCKET NO F00ED362

TITLE : Memory control circuit

U S DEPT OF COMM /PAT & TM PTO 436 (Rev 12-94)

NOTICE OF ALLOWANCE MAILED	Assistant Examiner	CLAIMS ALLOWED: Total Claims / Print Claim for O.G
ISSUE FEE: Amount Due / Date Paid	Primary Examiner	DRAWING: Sheets Drwg. / Figs.Drwg. / Print Fig.
☐ TERMINAL DISCLAIMER	PREPARED FOR ISSUE	Application Examiner

WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.

FILED WITH: ☐ DISK (CRF) ☐ CD-ROM

(Attached in pocket on right inside flap)